A FPGA-Based Reconfigurable Parallel Architecture for High-Performance Numerical Computation
نویسندگان
چکیده
EDSON PEDRO FERLIN† HEITOR SILVÉRIO LOPES§ CARLOS R. ERIG LIMA‡ MAURÍCIO PERRETTO♦ † Computer Engineering Department, Positivo University, R. Prof. Pedro V.P. de Souza, 5300, 81280-330 Curitiba (PR), Brazil †[email protected], ♦[email protected] § Bioinformatics Laboratory, Federal University of Technology – Paraná, Av. 7 de setembro, 3165, 80230-901 Curitiba (PR), Brazil §[email protected], ‡[email protected]
منابع مشابه
PRADA: a high-performance reconfigurable parallel architecture based on the dataflow model
This work proposes and implements a reconfigurable parallel architecture based on dataflow for numerical computation, named PRADA. This architecture uses concepts of parallel processing to obtain a scalable performance and the dataflow concept for controlling the parallel execution of instructions. PRADA is composed by a control unit and several processing elements (PEs). In the control unit, t...
متن کاملAcceleration of the discrete element method on a reconfigurable co-processor
The Discrete Element Method (DEM) is a numerical method devised to model the behaviour of particle assemblies. However in order to simulate entire engineering structures, which may involve millions of particles, the computing power has to increase as the DEM is computationally extremely expensive. A dedicated hardware architecture, implemented on a reconfigurable computing platform based on a F...
متن کاملA multi-FPGA high performance computing platform for network-centric applications
The current network technologies and market are pushing the envelope for high-performance computing power at the edge of the network. One such technology support for this computational power is the on-the-field reconfigurable technologies. In this paper we present an overview of a highly-parallel Field Programmable Gate Array (FPGA) system architecture called Super Reconfigurable Fabric Archite...
متن کاملTag Management in a Reconfigurable Tagged-Token Dataflow Architecture
Combining dataflow concepts with reconfigurable computing provides a great potential to exploit the application parallelism efficiently. However, to express such parallelism cannot be a trivial task. Therefore, there is a great effort to automatically translate programs originally written in procedural languages (like C and Java) into dataflow architectures which express the parallelism in a na...
متن کاملOn The Design of High Perfprmance Reconfigurable DSP processor using FPGA
In this paper, a high performance reconfigurable combined architecture of Discrete Wavelet Transform (DWT), Matrix Multiplication and Fast Fourier Transform is presented. This reduces area and become cost-effective. In the proposed DWT architecture the input data are separated as even and odd numbers of data as well as both data are inputted parallel. This cause faster DWT operation then conven...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
- Journal of Circuits, Systems, and Computers
دوره 20 شماره
صفحات -
تاریخ انتشار 2011